



instruction set simulator mask identify instruct

Search Advanced Scholar Search

Scholar | Articles and patents

anytime

include citations



Create email alert

Results 1 - 10 of about 8,350. (0.13 sec)

[\[PDF\] from portal.acm.org](#)**Randomized instruction set emulation**

EG Bruneton, Fab Arcieri, S. Forest - ACM Transactions on ... 2006 - portal.acm.org
 ... 16 Possible Behaviors of Random Byte Sequences First, we characterize the possible events associated with a generic processor or emulator attempting to execute a ... (1) A symbol is a string of 1 bytes, which may or may not belong to the instruction set. ... (2) An instruction is a ...
 Checked by 789 - Related articles - All 21 versions

Multiscalar processors

GS Roth, SE Bruck - ... Proceedings of the 22nd ... 1995 - portal.acm.org
 ... to the set of values that may be consumed by the task and the set of values that ... In a sequential execution, this information is discovered during the instruction decode process as instructions are ... of the CFG is performed by the compiler to supply the create mask that indicates ...
 Checked by 156 - Related articles - All 16 versions

[\[PDF\] from psu.edu](#)**RISC I: A reduced instruction set VLSI computer**

DA Patterson, J. L. Hennessy - ... international symposium ... 1998 - portal.acm.org
 ... by Y. Tzaliv: RISC I simulator ... E. Look, and M. Halkin: RISC I simulator by Y ... The case for the reduced instruction set computer, Computer Architecture News, 6 (15 Oct. ... The Pobitz C Compiler for the VAX c2 CIPFLOT - a program that plots VLSI mask layouts on ...
 Checked by 110 - Related articles - All 12 versions

[\[PDF\] from psu.edu](#)**Hybrid-compiled simulation: An efficient technique for instruction-set architecture simulation**

M. Riedel, P. Michalek - ACM Transaction on Embedded ... 2009 - portal.acm.org
 ... The decoding step during runtime consults the mask table and determines the ... use traditional interpretive techniques for executing modified instructions while the instruction-set compiled technique ... In static-compiled simulation, the generated simulator is optimized by the C++ ...
 Checked by 111 - Related articles - All 2 versions

[\[PDF\] from usm.edu](#)**Reduced instruction set computing apparatus and methods**

GA Portanova - ... US Patent 4,992,836 - 1991 - Google Patents
 ... a 16-bit status word (SW), a 16-bit instruction counter (IC), a 16-bit mask register (MK ... aspect of the present invention, the RISC is designed for use as an emulator of a ... The reduced" instruction set disclosed in the specification is particularly well suited for execution on the ...
 Checked by 113 - Related articles - All 2 versions

Reducing the performance impact of instruction cache misses by writing instructions into the reservation stations out-of-order

J. Stark, P. Racineau - ... Proceedings of the 30th annual ACM ... 1997 - portal.acm.org
 ... interpreter (python), version 2.0 of the SimpleScalar superscalar out-of-order execution processor simulator (ss), and ... The configuration of the instruction cache given above is its default configuration. In our experiments, we will vary the set associativity, its size, and its miss latency ...
 Checked by 35 - Related articles - All 5 versions

[\[PDF\] from usm.edu](#)**An architectural framework for supporting heterogeneous instruction-set architectures**

GM Silberschatz - ... Conference 2002 - proceedings.acm.org
 ... IBM TJ Watson Research Center A novel architectural framework allows applications written for one instruction set to migrate to a higher performance architecture without a significant investment by the user or developer ... instruction-set migration ...
 Checked by 81 - Related articles - All 3 versions

[\[PDF\] from psu.edu](#)**Dynamic hammock predication for non-predicted instruction set architectures**

A. Khurshid, T. Austin, D. Gajski - ... Parallel Architectures ... 2002 - proceedings.acm.org
 ... Thus the dynamic scheduler can trivially determine that instructions outside of the predicate ... instruction specified the prediction information for subsequent instructions using a bit-mask ... full predication in the microarchitecture without requiring additional instruction set support ...
 Checked by 122 - Related articles - All 26 versions

[\[PDF\] from psu.edu](#)**Trace cache: a low latency approach to high bandwidth instruction fetching**

E. Rosenberg, S. Bennett, ... - ... of the 29th annual ACM SIGBED ... 1996 - portal.acm.org
 ... If the trace does not end in a branch, the target address is set equal to the fall-through address. ... SPARC instruction traces were generated using the Quick Profiler and Tracer (QPT) [7] and then fed into the trace-driven SPARC processor simulator. ...
 Checked by 551 - Related articles - Library Search - All 34 versions

[\[PDF\] from psu.edu](#)**Cyclo: a broadcast-free dynamic instruction scheduler with selective replay**

E. Rosenberg, A. Baranov - ... Computer Architecture 2002 - 2002 - proceedings.acm.org
 ... in this study are derived from the SimpleScalar/Alpha version 3.0 tool set [2]. ... The timing simulator executes only user-level instructions, performing a detailed timing simulation of an aggressive dynamically scheduled microprocessor with two levels of instruction and data ...
 Checked by 163 - Related articles - All 27 versions

[\[PDF\] from psu.edu](#)[Create email alert](#)Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2011 Google

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▾](#)

[Scholar Preferences](#) | [Sign in](#)

Google scholar

retargetable instruction set simulator wild card Advanced Scholar Search

Scholar - 2003

Results 1 - 10 of about 21. (0.11 sec)

[ISDL: An instruction set description language for retargetability](#)

G.Holzmann, S.Hansen - 1993 - computer.org
... to a binary file that is used as input to the **Instruction Level Simulator** (ILS). ... MIMOLA is too low level for **retargetable** compilers, and it does not support the definition of ... In particular, it includes an **instruction set description**, a listing of the available resources, and an interconnect ...
Cited by 227 - Related articles - [Bl Direct](#) - [All 14 versions](#)

[PDF](#) from [psu.edu](#)

[ISDL: An instruction set description language for retargetability and architecture exploration](#)

G.Holzmann, S.Hansen - 1993 - [Design Automation for ...](#) - 2003 - Springer
... Support the automatic generation of a cycle-accurate **instruction level simulator**. • Support the automatic generation of a hardware model. ... Section 6 presents previous work on **retargetability** and machine description languages. ... **INSTRUCTION SET DESCRIPTION LANGUAGE** ...
Cited by 5 - Related articles - [Bl Direct](#) - [All 4 versions](#)

[PDF](#) from [psu.edu](#)

[\[PDF\] Aviv: A Retargetable Code Generator for Embedded Processors](#)

SZ.Holzmann - 1993 - Citeseer
... executed in parallel. The third step of the compilation process is to select a set of target processor ...
... executed in parallel. The third step of the compilation process is to select a set of target processor ...
The Aviv retargetable code generator is one element of a software synthesis system. ... Once the code has been generated, an **instruction-level simulator** analyzes the generated ...
Cited by 13 - Related articles - [View as HTML](#) - [Library Search](#) - [All 3 versions](#)

[HTML](#) from [hilti.edu](#)

[Automatic checking of instruction specifications](#)

MF.Fernandez, ... - ... of the 19th International Conference on ... 1997 - portal.acm.org
... generated from our specifications have been used in our own **retargetable** `de-bugger` [22] and **retargetable**, optimizing linker [S ... 0, e.g. Bicc is bound to op = 0 & op2 = 2. Bindings to the **wildcard** 'I' ...
'I' are ... Many assemblers extend the **real instruction set** with 'syn-thetic' instructions. ...
Cited by 13 - Related articles - [Bl Direct](#) - [All 16 versions](#)

[PDF](#) from [psu.edu](#)

[\[PDF\] Automatic checking of instruction specifications](#)

N.Ramsey - 1997 International Conference on Software - 1997 - Citeseer
... generated from our spec cations have been used in our own **retargetable** `de-bugger` [22] and **retargetable**, optimizing linker ... op = 0, e.g. Bicc is bound to op = 0 & op2 = 2. Bindings to the **wildcard** 'I' ...
'I' are ... Many assemblers extend the **real instruction set** with 'syn-thetic' instructions. ...
Cited by 13 - Related articles - [View as HTML](#) - [All 11 versions](#)

[\[BOOK\] High-level synthesis for real-time digital signal processing](#)

J.Vantool - 1993 - [books.google.com](#)
... `Db` [29] and `MIMOLA` [2m76]. Depending on the abstraction level, a behavioural specification of a computer is either a register-transfer description [1] or a description of the **instruction set** of the machine. • `ALERT` and the `DDL` compiler ...
Cited by 51 - Related articles - [Library Search](#) - [Bl Direct](#) - [All 3 versions](#)

[PDF](#) from [psu.edu](#)

[Specifying representations of machine instructions](#)

N.Ramsey - 1992 - [books.google.com](#)
... `Db` [Ramsey 1992, Ramsey and Hansen 1992], a **retargetable** debugger, uses the toolkit to decode ... 1, and Bicc is bound to op = 0 & op2 = 2. Bindings to the **wildcard** '*' are ignored. ... For example, the synthetic **instruction set** [SPARC International 1992, p. 84] expands to a single ...
Cited by 133 - Related articles - [Bl Direct](#) - [All 17 versions](#)

[PDF](#) from [ieeexplore.ieee.org](#)

[Visualisation as an aid to low-level programming](#)

MF.Fernandez, ... - "Teaching and Learning in an Era ... 2002 - [ieeexplore.ieee.org](#)
... access and manipu- late data is often neither straightforward nor consist- ently applied throughout the **instruction set** ... However, as we intend our system to be **retargetable** we have incorporated this into our ... a glance which addressing modes are appropriate to any **instruction** ...
Cited by 2 - Related articles - [Bl Direct](#) - [All 6 versions](#)

[PDF](#) from [psu.edu](#)

[\[PDF\] Norman Ramsey, Purdue University Mary F. Fernandez, Princeton University December 12, 1995](#)

MF.Fernandez - 1995 - Citeseer
... `Db` [Ramsey 1992, Ramsey and Hansen 1992], a **retargetable** debugger, uses the toolkit to ... The **wild-card** constraint `isome class` matches any token of class class, for example, on the ... de nations helps a spec cation writer organize the description of a machine's **instruction set** ...
Cited by 13 - Related articles - [View as HTML](#) - [All 2 versions](#)

[PDF](#) from [psu.edu](#)

[Case studies on automatic extraction of target-specific architectural parameters in complex code generation](#)

Y.Pae, M.Alp - Software and Circuits for Embedded Systems, 26:63 - Springer
... 24 Fig. 1. The matching process: The symbol *i* represents an integer constant, and the symbol *ra* **wildcard** variable that can match any symbol ... The input for *i*. Another architectural factor that contribute controlling the DAG search time for ARM9 is its RISC-like **instruction set**, that is ...
Cited by 2 - Related articles - [Bl Direct](#) - [All 4 versions](#)

[Create email alert](#)

Result Page: 1 2 3 **Next**

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2011 Google

Web Images Videos Maps News Shopping Gmail more ▾

Scholar Preferences | Sign in

Google scholar

compiled instruction set simulator (template OR) Search Advanced Scholar Search

Scholar | Articles and patents

anytime

include citations



Create email alert

Results 1 - 10 of about 5,820. (0.14 sec)

Did you mean: **compiler** instruction set simulator (template OR macro)

Generation of interpretable and compiled instruction set simulators

R. Lehtinen, J. Eskola, ... - *... of the ASP-DAC '99, Asia ... 2002 - ictp.acm.org*
... When reading the machine program, each **instruction** is decoded, ie. the **set of RTs** to be simulated in the **current instruction** are determined. Depending on the selected simulation mode (interpretive or compiled), decoding takes place at simulation time or **simulator** ...

Code by 32 - Related articles - All 13 versions

[PDF] from cs.tut.fi

Instruction set compiled simulation: a technique for fast and flexible instruction set simulation

M. Reshad, P. Misra, ... - *... of the 4th annual Design Automation ... 2003 - portal.acm.org*
... The **simulator** recognizes if the previously decoded **instruction** has changed and initiates re-decoding of the modified **instruction**. If any **instruction** 759 Page 3, ... Customized Inst. Template C++ Compiler ... Program Decoded Figure 3: **Instruction Set Compiled** Simulation Flow ...

Code by 35 - Related articles - All 20 versions

[PDF] from mcm.edu

Compiled instruction set simulation

G. Mills, SC Anil, ... - Software: Practice and ... 1991 - interscience.wiley.com
... A **macro assembler** might do a better job of translating certain architectures (ie ones with flags), but at a significant loss of portability. ... Consequently, **compiled instruction simulators** are best used as an efficient **instruction set** prototyping tools. ...

Code by 13 - Related articles - All 9 versions

[PDF] from usai.edu

The SimpleScalar tool set, version 2.0

D. Burger, ... - ACM SIGARCH Computer Architecture News, 1997 - portal.acm.org
... We provide pre-**compiled** test binaries (big- and little-endian) and their sources in \$DIR/simpleim2.0/lets/... macro definition for each **instruction** in the **instruction set** ... The **instruction** actions (which appear as macros) that are common to all **simulators** are defined in -sh Those ...

Code by 1329 - Related articles - All 36 versions

[PDF] from psu.edu

SSIM: a software leveled compiled-code simulator

LT Wang, NE Horner, EH Poole, ... - *... Proceedings of the 24th ... 1997 - portal.acm.org*
... six benchmarked circuits running on an Apollo DN570 1.32-bit workstation (with **instruction** cache ... For the last four circuits, time to **set** input patterns has been reduced to 8 ... 5. SUMMARY AND CONCLUSIONS A logic simulation technique using leveled **compiled** code (LCC) for ...

Code by 20 - Related articles - All 3 versions

[PDF] from psu.edu

An efficient retargetable framework for instruction-set simulation

M. Reshad, N. Bansal, P. Misra, ... - *... of the 1st IEEE/ACM/IFIP ... 2003 - portal.acm.org*
... in ARM, described in Figure 4. I extracted **template** for data processing operations of ARM/**template**-class Conditions ... EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability ... [2] M. Reshad et al., **Instruction-Set Compiled** Simulation: A ...

Code by 20 - Related articles - All 3 versions

A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language

A. Hotho, M. Koske, ... - *... A Novel Unified Design of ... 2002 - ecepsie.ece.illinois.edu*
... The implementation of the **processor** is not discussed. 1) **Compiled** Simulation: The objective of **compiled** simulation is to reduce the simulation time. Considering **Instruction-set** simulation, efficient runtime reduction can be achieved by performing repeatedly executed operations only ...

Code by 16 - Related articles - All 7 versions

Improvement of compiled instruction set simulator by increasing flexibility and reducing compile time

MK Chung, ... - *Paradigm-Prototyping, 2004, ... 2004 - ieexpres.ieee.org*
... code with **instruction** abstraction technique, which classifies instructions using C++ **template** to improve ... 2003 [2] Jianwen Zhu, Gajski DD, "An ultra-fast **instruction set simulator**", VLSI Systems ... M., Dut N., "Reducing compilation time over-head in **compiled** simulators", 21st ICCD ...

Code by 15 - Related articles - All 10 versions

[PDF] from psu.edu

[BOOK] Evaluating future microprocessors: The simplescalar tool set

D. Burger, TM Austin, ... - 1998 - Citeseer
... The version in file include is built when the Linux kernel is **compiled** ... architecture is defined in ss.def, which contains a **macro** definition for each **instruction** in the **instruction set** ... The **instruction** actions (which appear as macros) that are common to all **simulators** are defined in ss ...

Code by 77 - Related articles - View at NCSA - Library Search - NCSA - All 24 versions

[PDF] from psu.edu

A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA

A. Hotho, M. Koske, ... - Nabi, G. Braun, ... - 2001 - computer.org
... Besides the ability to generate a complete set of software development tools, synthesizable HDL code for the processor's control path and **instruction** decoder can ... generated simulation tools are enhanced in speed by applying the **compiled** simulation principle ...

Code by 33 - Related articles - All 11 versions

[PDF] from whi.berkeley.edu

[Create email alert](#)

Did you mean to search for: [**compiler** instruction set simulator \(template OR macro\)](#)

Google Scholar ►
Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

[Search](#)

[Go to Google Home](#) · [About Google](#) · [About Google Scholar](#)

©2011 Google

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more ▾](#)
[Scholar Preferences](#) | [Sign in](#)

Google scholar

 Search only in Engineering, Computer Science, and Mathematics.

 Search in all subject areas

Scholar Articles excluding patents [2004] include citations

Results 1 - 10 of about 1,600. (0.12 sec)

Did you mean: **compiler** instruction set simulator self modifying**Shader: A fast instruction-set simulator for execution profiling**

B Cimsek ... - Proceedings of the 1994 ACM SIGARTRICS ... - 1994 - portal.acm.org
... Page 41. ... The branches are compiled with ... The TLB is an array of lists of \langle addr, hash, address pair. Each pair contains an application instruction address with the ...
The TLB may also be thought of as N -way set associative, where N is the list length. ...
Cited by 22 - Related articles - All 26 versions

[\[PDF\]](#) from psu.edu**Instruction set compiled simulation: a technique for fast and flexible instruction set simulation**

M Pnevmatikos, P Mavroudis ... - ... of the 5th annual Design Automation ... - 2003 - portal.acm.org
... 4.1 Experimental Setup The ARM7 processor is a RISC machine with fairly com-plex **instruction set** ... The generated simulator code is compiled using the Microsoft Vi- sual Studio .NET compiler ... used these two branch metrics to be able to compare our **simulator** performance with ...
Cited by 32 - Related articles - All 26 versions

[\[PDF\]](#) from psu.edu**Generation of interpretive and compiled instruction set simulators**

P Lisper, J Eisele ... - ... of the ASP-DAC'98, Asia ... - 2002 - ieexplore.ieee.org
... less effort has been spent so far on retar-getable **instruction set simulators**, which are ... program for a fixed application program, thereby moving the **instruction** decoding overhead to ... While the **compiled** approach achieves significantly higher speed, its disadvantage is that the ...
Cited by 92 - Related articles - All 13 versions

[\[PDF\]](#) from psu.edu**A re-targetable, ultra-fast instruction set simulator**

J Zhu, DD Gajek - Design, Automation and Test in Europe ... - 2002 - ieexplore.ieee.org
... which uses a vir-tual machine code generation interface for the static **compiled** ISA simulation ... re-targetable, as our experience show that porting an ISA simulator to a new host ... Our future work will extend this methodology to perform cycle accurate **instruction set** simulation, and ...
Cited by 58 - Related articles - All 21 versions

[\[PDF\]](#) from psu.edu**Compiled HW/SW co-simulation**

V Zivojinovic, S Tjiang ... - ... of the 11th annual Design ... - 1999 - portal.acm.org
... [3] S. Sumanwala, P. Paulin, and Y. Kumar, "Vsim: An **instruction set** simulation environment," in Proc. [4] Z. Barzilai, et al., "HSS - A high speed simulator," IEEE Trans. ... [7] V. Zivojinovic, S. Tjiang, and H. Mey, "Compiled simulation of programmable DSP architectures," in Proc. ...
Cited by 66 - Related articles - All 6 versions

Compiled simulation of programmable DSP architectures

V Zivojinovic, S Tjiang ... - The Journal of VLSI Signal Processing, 1997 - Springer
... **Compiled** simulation provides very fast and accurate **instruction set** simulation. ... SuperSim simulation environment generates bit-, cycle-, and pin- accurate DSP processor simulation engines that are two to three orders of magnitude faster than interpretive **simulators**. ...
Cited by 38 - Related articles - All 5 versions

[\[PDF\]](#) from psu.edu**Improvement of compiled instruction set simulator by increasing flexibility and reducing compile time**

MK Chung ... - Rapid System Prototyping, 2004 ... - 2004 - ieexplore.ieee.org
... the time-to-market pressure, simulation speed is the most impor-tant factor in **instruction set** simulation. ... for the partial modification of the target software, user should go through all the **simulator** generation processes. ... Second, the static **compiled** ISS has restrictions on flexibility. ...
Cited by 10 - Related articles - All 12 versions

[\[PDF\]](#) from psu.edu**Generation of software tools from processor descriptions for hardware/software codesign**

MR Hanote, JA Geronico, PD Tuncay, Y. Demir ... - ... - 1998 - portal.acm.org
... The **compiled** instruction set simulator [8] defines a program and generates a model for that program running on a processor. This has obvious restrictions, such as no **self modifying** code, but because the decode is done once at model generation time, it pro-duces models that ...
Cited by 12 - Related articles - All 12 versions

[\[PDF\]](#) from psu.edu**The Transmeta Code Morphing™ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges**

JG Guttmann, BIC Grant, JP Gammaing ... - 2003 - CGG 2003 ... - 2003 - ieexplore.ieee.org
... In addition, a given x86 **instruction** can access both regular memory and I/O space ... representative subset of the results, along with the means for the entire set (see Appendix ... Although these are becoming less common in modern **compiled** applications, device drivers, games like ...
Cited by 210 - Related articles - All 26 versions

[\[PDF\]](#) from psu.edu**Countermeasures against code-injection attacks with instruction-set randomization**

GS Ko, AD Keromyts ... - ... of the 10th ACM conference on ... - 2003 - portal.acm.org
... from disk, or be encoded and copied into a completely dis-joint set of memory ... prefetch block so that further processing can proceed normally in actually decoding the correct **instruction**. ... Periodically re-randomizing programs (eg. when the system is re-compiled for open-source ...

[\[PDF\]](#) from psu.edu

Click to expand - Related articles - All 200+ results

[Create email alert](#)

Did you mean to search for: [compiler instruction set simulator self modifying](#)

 [Google Scholar](#) ►
Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2011 Google